

Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs

Alex Guo and Jesús A. del Alamo

Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Cambridge, MA, USA

Sponsor: MIT/MTL Gallium Nitride (GaN) Energy Initiative United States National Defense Science & Engineering Graduate Fellowship (NDSEG)



To understand the physics of and to mitigate NBTI in GaN n-MOSFETs.

Outline

- 1. Motivation
- 2. Experimental setup
- 3. Three regimes of NBTI
- 4. Summary of contributions

Outline

1. Motivation

- 2. Experimental setup
- 3. Three regimes of NBTI
- 4. Summary of contributions

GaN for power electronics

• Promising for a wide range of applications



GaN for power electronics

• Promising for a wide range of applications



- Negative-Bias Temperature Instability (NBTI) is a major concern:
 - Operational instability
 - Long-term reliability

GaN for power electronics

• Promising for a wide range of applications



- Negative-Bias Temperature Instability (NBTI) is a major concern:
 - Operational instability
 - Long-term reliability

Challenge: mechanisms responsible for NBTI?

GaN MIS-HEMT for high voltage applications

- MIS-HEMT: Metal-Insulator-Semiconductor High Electron Mobility Transistor
- Large gate swing, low gate leakage



GaN MIS-HEMT for high voltage applications

- MIS-HEMT: Metal-Insulator-Semiconductor High Electron Mobility Transistor
- Large gate swing, low gate leakage



 Presence of gate oxide brings new stability and reliability concerns not present in HEMTs

NBTI of GaN MIS-HEMT



- Large $\Delta V_T < 0$ at moderate $V_{GS,stress}$, slow partial recovery
- Possible mechanism: trapping in multiple layers and interfaces

NBTI of GaN MIS-HEMT



- Large $\Delta V_T < 0$ at moderate $V_{GS,stress}$, slow partial recovery
- Possible mechanism: trapping in multiple layers and interfaces To better understand NBTI:

Stress voltage dependence ; dynamics of S and g_{m,max} ; simpler structure

Simpler GaN MOSFET structure

- Industrial prototype devices
- SiO_2/Al_2O_3 composite gate dielectric, EOT = 40 nm



 Isolate oxide and oxide/GaN interface IRPS 2015: PBTI

This work: physical mechanisms behind NBTI of GaN MOSFET

Outline

1. Motivation

- 2. Experimental setup
- **3. Three regimes of NBTI**
- 4. Summary of contributions

Experiment flow and FOM definition



Increase stress voltage or temperature



- V_T : V_{GS} value when $I_D = 1 \mu A/mm$
- S : Extracted at I_D = 0.1 μA/mm
- g_{m,max}: Extracted from I_{DS}-V_{GS} ramp
- All at V_{DS} = 0.1 V
- First sample: ~ 1- 2 s after removal of stress

Outline

1. Motivation

2. Experimental setup

3. Three regimes of NBTI

4. Summary of contributions

V_T shift overview



Three regimes:

- Small negative $\Delta V_{T} \rightarrow \text{positive } \Delta V_{T} \rightarrow \text{negative } \Delta V_{T}$
- Permanent negative ΔV_T after TD

V_T shift overview



Three regimes:

- Small negative $\Delta V_{T} \rightarrow \text{positive } \Delta V_{T} \rightarrow \text{negative } \Delta V_{T}$
- Permanent negative ΔV_{T} after TD

Regime 1 (low-stress)

Time evolution of ΔV_T and ΔS at RT



- Negative ΔV_T , $|\Delta V_T|$ increases with t_{stress} and $|V_{GS,stress}|$
- Minimal ΔS
- Complete recovery

Regime 1 (low-stress) I_D-V_{GS} and C_G-V_G characteristics



Simple parallel V_T shift that completely recovers

Regime 1 (low-stress)

Temperature dependence



• Rate of V_T shift shows slight positive T dependence

Regime 1 (low-stress) Modeling



- Power law with n = 0.28 to 0.4
- Similar to PBTI observation [Guo, IRPS 2015]

Regime 1 (low-stress) ΔV_T mechanism

• Consistent with <u>electron detrapping and retrapping from/to pre-</u> <u>existing oxide traps</u>



 Also seen in Si HKMG MOSFETs [Young, IRWS 2003] and Al₂O₃/InGaAs MOSFETs [Wrachien, EDL 2011]

Regime 2 (mid-stress)

 t_{stress} evolution of ΔV_T , ΔS and $\Delta g_{m,max}$ at RT



- $\Delta V_{T} > 0$
- $|V_{GS,stress}|\uparrow, t_{stress}\uparrow \rightarrow \Delta V_{T}\uparrow, \Delta S\uparrow, |\Delta g_{m,max}|\uparrow$
- ΔV_T , ΔS and $|\Delta g_{m,max}|$ mostly recoverable

Regime 2 (mid-stress)

Temperature dependence



- All parameter shifts enhanced by T
- At high T, recovery incomplete \rightarrow transition to regime 3

Regime 2 (mid-stress) ΔV_{τ} and ΔS correlation



• ΔV_T and ΔS are linearly correlated throughout the entire experiment, and completely recover

Regime 2 (mid-stress) C-V characteristics



• Temporary charge buildup around threshold after stress

Regime 2 (mid-stress) ΔV_T mechanism



[Jin, IEDM 2013]

Regime 2 (mid-stress) ΔV_T mechanism



- High field at edges of gate \rightarrow Zener trapping in GaN substrate
- Energy bands at surface of GaN channel $\uparrow \rightarrow$ Positive ΔV_{τ} , ΔS
- Thermal process effective in electron detrapping





 \rightarrow Similar to regime 2

 \rightarrow Additional permanent negative ΔV_T

Regime 3 (high-stress) t_{stress} evolution of ΔV_T at RT



• $t_{stress} \uparrow$, $|V_{GS,stress}| \uparrow \rightarrow$ permanent $|\Delta V_T| \uparrow$, $\Delta S \uparrow$ and $|\Delta g_{m,max}| \uparrow_{30}$

Regime 3 (high-stress)

Temperature dependence



• $T \uparrow \rightarrow permanent |\Delta V_T| \uparrow, \Delta S \uparrow and |\Delta g_{m,max}| \uparrow$

Regime 3 (high-stress)

Correlation of permanent ΔV_T , ΔS and $\Delta g_{m,max}$

Measurements at RT



• Permanent ΔV_T , ΔS and $\Delta g_{m,max}$ well correlated

Regime 3 (high-stress) I_D-V_{GS} and C_G-V_G characteristics



Prominent ΔV_T, ΔS and Δg_{m,max} correlate with a softening of C-V characteristics around threshold

Regime 3 (high-stress) ΔV_T Mechanism

• Interface state generation under high gate stress



• Well-studied mechanism in Si MOS system [Schroder, JAP 2007]

Outline

- **1. Motivation**
- 2. Experimental setup
- 3. Three regimes of NBTI
- 4. Summary of contributions

NBTI of GaN MOSFETs

Identified three degradation mechanisms:

- <u>Regime 1 (low-stress)</u>
 - Observation: small, recoverable negative ΔV_T
 - Mechanism: electron detrapping from pre-existing oxide traps
- <u>Regime 2 (mid-stress)</u>:
 - Observation: recoverable positive ΔV_T and ΔS
 - Mechanism: Zener trapping in channel under edges of gate
- <u>Regime 3 (high-stress)</u>:
 - Observation: negative, non-recoverable ΔV_T , ΔS and $\Delta g_{m,max}$
 - Mechanism: interface state generation